# 800 mA Sync-Rect PFM Step-Up DC-DC Converter with True-Cutoff and Ring-Killer

NCP1422 is a monolithic micropower high-frequency step-up switching converter IC specially designed for battery-operated hand-held electronic products up to 800 mA loading. It integrates Sync-Rect to improve efficiency and to eliminate the external Schottky Diode. High switching frequency (up to 1.2 MHz) allows for a low profile, small-sized inductor and output capacitor to be used. When the device is disabled, the internal conduction path from LX or BAT to OUT is fully blocked and the OUT pin is isolated from the battery. This True-Cutoff function reduces the shutdown current to typically only 50 nA. Ring-Killer is also integrated to eliminate the high-frequency ringing in discontinuous conduction mode. In addition to the above, Low-Battery Detector, Logic-Controlled Shutdown, Cycle-by-Cycle Current Limit and Thermal Shutdown provide value-added features for various battery-operated applications. With all these functions on, the quiescent supply current is typically only 8.5 µA. This device is available in the compact and low profile DFN-10 package.

#### **Features**

- Pb-Free Package is Available\*
- High Efficiency: 94% for 3.3 V Output at 200 mA from 2.5 V Input 88% for 3.3 V Output at 500 mA from 2.5 V Input
- High Switching Frequency, up to 1.2 MHz (not hitting current limit)
- Output Current up to 800 mA at  $V_{IN} = 2.5 \text{ V}$  and  $V_{OUT} = 3.3 \text{ V}$
- True-Cutoff Function Reduces Device Shutdown Current to typically 50 nA
- Anti-Ringing Ring-Killer for Discontinuous Conduction Mode
- High Accuracy Reference Output, 1.20 V  $\pm$  1.5% @ 25°C, can Supply 2.5 mA Loading Current when  $V_{OUT} > 3.3 \text{ V}$
- Low Quiescent Current of 8.5 μA
- Integrated Low-Battery Detector
- Open Drain Low-Battery Detector Output
- 1.0 V Startup at No Load Guaranteed
- Output Voltage from 1.5 V to 5.0 V Adjustable
- 1.5 A Cycle-by-Cycle Current Limit
- Multi-Function Logic-Controlled Shutdown Pin
- On Chip Thermal Shutdown with Hysteresis

# **Typical Applications**


- Personal Digital Assistants (PDA)
- Handheld Digital Audio Products
- Camcorders and Digital Still Cameras
- Hand-held Instruments
- Conversion from one to two Alkaline, NiMH, NiCd Battery Cells to 3.0–5.0 V or one Lithium–ion cells to 5.0 V
- White LED Flash for Digital Cameras



# ON Semiconductor®

http://onsemi.com

# MARKING DIAGRAM



DFN-10 MN SUFFIX CASE 485C




1422 = Device Code A = Assembly Location

L = Wafer Lot Y = Year W = Work Week • = Pb-Free Package

(Note: Microdot may be in either location)

# PIN CONNECTIONS



(Top View)

# ORDERING INFORMATION

Device	Package	Shipping†
NCP1422MNR2	DFN-10	3000 Tape & Reel
NCP1422MNR2G	DFN-10 (Pb-Free)	3000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. Detailed Block Diagram

#### **PIN FUNCTION DESCRIPTIONS**

Pin	Symbol	Description
1	FB	Output Voltage Feedback Input.
2	LBI/EN	Low–Battery Detector Input and IC Enable. With this pin pulled down below 0.5 V, the device is disabled and enters the shutdown mode.
3	LBO	Open–Drain Low–Battery Detector Output. Output is LOW when V <sub>LBI</sub> is < 1.20 V. LBO is high impedance in shutdown mode.
4	NC	No Connect Pin
5	REF	1.20 V Reference Voltage Output, bypass with 300 nF capacitor. If this pin is loaded, bypass with 1.0 $\mu$ F capacitor; this pin can be loaded up to 2.5 mA @ V <sub>OUT</sub> = 3.3 V.
6	BAT	Battery input connection for internal ring-killer.
7	GND	Ground.
8	LX	N-Channel and P-Channel Power MOSFET drain connection.
9	NC	No Connect Pin
10	OUT	Power Output. OUT also provides bootstrap power to the device.

### **MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$ unless otherwise noted.)

Rating		Value	Unit	
Power Supply (Pin 10)	V <sub>OUT</sub>	-0.3, 5.5	V	
Input/Output Pins (Pin 1–3, Pin 5–8)	V <sub>IO</sub>	-0.3, 5.5	V	
Thermal Characteristics DFN-10 Plastic Package Thermal Resistance Junction-to-Air (Note 5)	P <sub>D</sub> R <sub>JA</sub>	1824 68.5	mW° C/W	
Operating Junction Temperature Range	TJ	-40 to +150	°C	
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to +85	°C	
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C	

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. This device contains ESD protection and exceeds the following tests: Human Body Model (HBM) ±2.0 kV per JEDEC standard: JESD22–A114. \*Except OUT pin, which is 1k V. Machine Model (MM) ±200 V per JEDEC standard: JESD22–A115. \*Except OUT pin, which is 100 V.
- 2. The maximum package power dissipation limit must not be exceeded.  $P_D = \frac{T_J(max) T_A}{R_{\theta JA}}$

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta, JA}}$$

- Latchup Current Maximum Rating: ±150 mA per JEDEC standard: JESD78.
   Moisture Sensitivity Level: MSL 1 per IPC/JEDEC standard: J–STD–020A.
- 5. Measured on approximately 1x1 inch sq. of 1 oz. Copper.

# $\textbf{ELECTRICAL CHARACTERISTICS} \ (V_{OUT} = 3.3 \ V, \ T_A = 25^{\circ}C \ \text{for typical value}, \ -40^{\circ}C \ \leq \ T_A \ \leq \ 85^{\circ}C \ \text{for min/max values unless}$ otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
Operating Voltage	V <sub>IN</sub>	1.0	_	5.0	V
Output Voltage Range	V <sub>OUT</sub>	1.5	_	5.0	V
Reference Voltage (V <sub>OUT</sub> = $3.3$ V, I <sub>LOAD</sub> = $0$ $\mu$ A, C <sub>REF</sub> = $200$ nF, T <sub>A</sub> = $25^{\circ}$ C)	V <sub>REF_NL</sub>	1.183	1.200	1.217	V
Reference Voltage (V <sub>OUT</sub> = 3.3 V, I <sub>LOAD</sub> = 0 $\mu$ A, C <sub>REF</sub> = 200 nF, T <sub>A</sub> = -40°C to 85°C)	V <sub>REF_NL</sub>	1.174	-	1.220	V
Reference Voltage Temperature Coefficient	TC <sub>VREF</sub>	-	0.03	-	mV/°C
Reference Voltage Load Current $(V_{OUT}=3.3~V,~V_{REF}=V_{REF\_NL}~\pm1.5\%~C_{REF}=1.0~\mu\text{F})~(\text{Note 6})$	I <sub>REF</sub>	_	2.5	_	mA
Reference Voltage Load Regulation $(V_{OUT}=3.3~V,~I_{LOAD}=0~to~100~\mu\text{A},~C_{REF}=1.0~\mu\text{F})$	V <sub>REF_LOAD</sub>	_	0.05	1.0	mV
Reference Voltage Line Regulation (V <sub>OUT</sub> from 1.5 V to 5.0 V, C <sub>REF</sub> = 1.0 $\mu$ F)	V <sub>REF_LINE</sub>	_	0.05	1.0	mV/V
FB Input Threshold (I <sub>LOAD</sub> = 0 mA, T <sub>A</sub> = 25°C)	V <sub>FB</sub>	1.192	1.200	1.208	V
FB Input Threshold ( $I_{LOAD} = 0$ mA, $T_A = -40^{\circ}C$ to $85^{\circ}C$ )	V <sub>FB</sub>	1.184	_	1.210	V
LBI Input Threshold (I <sub>LOAD</sub> = 0 mA, T <sub>A</sub> = 25°C)	V <sub>LBI</sub>	1.182	1.200	1.218	V
LBI Input Threshold ( $I_{LOAD} = 0$ mA, $T_A = -40$ °C to $85$ °C)	$V_{LBI}$	1.162		1.230	V
Internal N–FET ON–Resistance	R <sub>DS(ON)_N</sub>	-	0.3	-	
Internal P–FET ON–Resistance	R <sub>DS(ON)_P</sub>	-	0.3	-	
LX Switch Current Limit (N–FET) (Note 8)	I <sub>LIM</sub>	-	1.5	-	Α
Operating Current into BAT $(V_{BAT} = 1.8 \text{ V}, V_{FB} = 1.8 \text{ V}, V_{LX} = 1.8 \text{ V}, V_{OUT} = 3.3 \text{ V})$	I <sub>QBAT</sub>	_	1.3	3.0	μΑ
Operating Current into OUT (V <sub>FB</sub> = 1.4 V, V <sub>OUT</sub> = 3.3 V)	IQ	_	8.5	14	μΑ
LX Switch MAX. ON–Time ( $V_{FB}$ = 1.0 V, $V_{OUT}$ = 3.3 V, $T_A$ = 25°C)	t <sub>ON</sub>	0.46	0.72	1.15	μs
LX Switch MIN. OFF–Time ( $V_{FB}$ = 1.0 V, $V_{OUT}$ = 3.3 V, $T_A$ = 25°C)	t <sub>OFF</sub>	_	0.12	0.22	μS
FB Input Current	I <sub>FB</sub>	-	1.0	50	nA
True-Cutof Current into BAT (LBI/EN = GND, $V_{OUT}$ = 0 V, $V_{IN}$ = 3.3 V, LX = 3.3 V)	I <sub>BAT_SD</sub>	_	50	_	nA
BAT-to-LX Resistance (V <sub>FB</sub> = 1.4 V, V <sub>OUT</sub> = 3.3 V) (Note 8)	R <sub>BAT_LX</sub>	-	100	-	
LBI/EN Input Current	I <sub>LBI</sub>	-	1.5	50	nA
LBO Low Output Voltage (V <sub>LBI</sub> = 0 V, I <sub>SINK</sub> = 1.0 mA)	V <sub>LBO_L</sub>	-	-	0.2	V
Soft–Start Time ( $V_{IN} = 2.5 \text{ V}$ , $V_{OUT} = 5.0 \text{ V}$ , $C_{REF} = 200 \text{ nF}$ ) (Note 7)	T <sub>SS</sub>	-	1.5	20	ms
EN Pin Shutdown Threshold (T <sub>A</sub> = 25°C)	V <sub>SHDN</sub>	0.35	0.5	0.67	V
Thermal Shutdown Temperature (Note 8)	T <sub>SHDN</sub>	-	-	145	°C
Thermal Shutdown Hysteresis (Note 8)	T <sub>SDHYS</sub>	-	30	-	°C

Loading capability increases with V<sub>OUT</sub>.
 Design guarantee, value depends on voltage at V<sub>OUT</sub>.
 Values are design guaranteed.




Figure 2. Reference Voltage vs. Output Current

Figure 3. Reference Voltage vs. Voltage at OUT Pin




Figure 4. Reference Voltage vs. Temperature

Figure 5. Switch ON Resistance vs. Temperature




Figure 6. L<sub>X</sub> Switch Max. ON Time vs. Temperature

Figure 7. Minimum Startup Battery Voltage vs.

Loading Current




Figure 8. Output Voltage Change vs. Load Current




Figure 9. Output Voltage Change vs. Load Curren





Figure 10. Battery Input Voltage vs. Output Ripple Voltage



Upper Trace: Voltage at LBI Pin, 1.0 V/Division Lower Trace: Voltage at LBO Pin, 1.0 V/Division






Figure 12. No Load Operating Current vs. Input Voltage at OUT Pin






Upper Trace: Input Voltage Waveform, 1.0 V/Division Lower Trace: Output Voltage Waveform, 2.0 V/Division

**Figure 13. Startup Transient Response** 




 $(V_{IN}=2.5~V,~V_{OUT}=3.3~V,~I_{LOAD}=50~mA;~L=5.6~\mu H)$  Upper Trace: Output Voltage Ripple, 20 mV/Division Lower Trace: Voltage at Lx pin, 1.0 V/Division

Figure 14. Discontinuous Conduction Mode Switching Waveform




(V $_{IN}$  = 1.5 V to 2.5 V; L = 5.6  $\mu$ H, C $_{OUT}$  = 22 $\mu$ F, I $_{LOAD}$  = 100 mA) Upper Trace: Output Voltage Ripple, 100 mV/Division Lower Trace: Battery Voltage, V $_{IN}$ , 1.0 V/Division

Figure 16. Line Transient Response for V<sub>OUT</sub> = 3.3 V




(V<sub>OUT</sub> = 3.3 V, I<sub>LOAD</sub> = 100 mA to 800 mA; L = 5.6  $\mu$ H, C<sub>OUT</sub> = 22  $\mu$ F) Upper Trace: Output Voltage Ripple, 200 mV/Division Lower Trace: Load Current, I<sub>LOAD</sub>, 500 mA/Division

Figure 18. Load Transient Response For  $V_{IN} = 2.5 \text{ V}$ 




(V<sub>IN</sub> = 2.5 V, V<sub>OUT</sub> = 3.3 V, I<sub>LOAD</sub> = 500 mA; L = 5.6  $\mu$ H) Upper Trace: Output Voltage Ripple, 20 mV/Division Lower Trace: Voltage at LX pin, 1.0 V/Division

Figure 15. Continuous Conduction Mode Switching Waveform




(V<sub>IN</sub> = 1.5 V to 2.5 V; L = 5.6  $\mu$ H, C<sub>OUT</sub> = 22 $\mu$ F, I<sub>LOAD</sub> = 100 mA) Upper Trace: Output Voltage Ripple, 100 mV/Division Lower Trace: Battery Voltage, V<sub>IN</sub>, 1.0 V/Division

Figure 17. Line Transient Response For  $V_{OUT} = 5.0 \text{ V}$ 



(V<sub>OUT</sub> = 5.0 V, I<sub>LOAD</sub> = 100 mA to 800 mA; L = 5.6  $\mu$ H, C<sub>OUT</sub> = 22  $\mu$ F) Upper Trace: Output Voltage Ripple, 500 mV/Division Lower Trace: Load Current, I<sub>LOAD</sub>, 500 mA/Division

Figure 19. Load Transient Response For V<sub>IN</sub> = 3.0 V






Figure 20. Efficiency vs. Load Current

Figure 21. Efficiency vs. Load Current




Figure 22. Efficiency vs. Load Current

# **DETAILED OPERATION DESCRIPTION**

NCP1422 is a monolithic micropower high–frequency step–up voltage switching converter IC specially designed for battery operated hand–held electronic products up to 800 mA loading. It integrates a Synchronous Rectifier to improve efficiency as well as to eliminate the external Schottky diode. High switching frequency (up to 1.2 MHz) allows for a low profile inductor and output capacitor to be used. Low–Battery Detector, Logic–Controlled Shutdown, and Cycle–by–Cycle Current Limit provide value–added features for various battery–operated applications. With all these functions ON, the quiescent supply current is typically only 8.5  $\mu A$ . This device is available in a compact DFN–10 package.

#### **PFM Regulation Scheme**

From the simplified functional diagram (Figure 1), the output voltage is divided down and fed back to pin 1 (FB). This voltage goes to the non–inverting input of the PFM comparator whereas the comparator's inverting input is connected to the internal voltage reference, REF. A switching cycle is initiated by the falling edge of the comparator, at the moment the main switch (M1) is turned ON. After the maximum ON–time (typically 0.72  $\mu$ S) elapses or the current limit is reached, M1 is turned OFF and the synchronous switch (M2) is turned ON. The M1 OFF time is not less than the minimum OFF–time (typically 0.12  $\mu$ S), which ensures complete energy

transfer from the inductor to the output capacitor. If the regulator is operating in Continuous Conduction Mode (CCM), M2 is turned OFF just before M1 is supposed to be ON again. If the regulator is operating in Discontinuous Conduction Mode (DCM), which means the coil current will decrease to zero before the new cycle starts, M1 is turned OFF as the coil current is almost reaching zero. The comparator (ZLC) with fixed offset is dedicated to sense the voltage drop across M2 as it is conducting; when the voltage drop is below the offset, the ZLC comparator output goes HIGH and M2 is turned OFF. Negative feedback of closed–loop operation regulates voltage at pin1 (FB) equal to the internal reference voltage (1.20 V).

# **Synchronous Rectification**

The Synchronous Rectifier is used to replace the Schottky Diode to reduce the conduction loss contributed by the forward voltage of the Schottky Diode. The Synchronous Rectifier is normally realized by powerFET with gate control circuitry that incorporates relatively complicated timing concerns.

As the main switch (M1) is being turned OFF and the synchronous switch M2 is just turned ON with M1 not being completely turned OFF, current is shunt from the output bulk capacitor through M2 and M1 to ground. This power loss lowers overall efficiency and possibly damages the switching FETs. As a general practice, a certain amount of dead time is introduced to make sure M1 is completely turned OFF before M2 is turned ON.

The previously mentioned situation occurs when the regulator is operating in CCM, M2 is turned OFF, M1 is just turned ON, and M2 is not completely turned OFF. A dead time is also needed to make sure M2 is completely turned OFF before M1 is turned ON.

As coil current is dropped to zero when the regulator is operating in DCM, M2 should be OFF. If this does not occur, the reverse current flows from the output bulk capacitor through M2 and the inductor to the battery input, causing damage to the battery. The ZLC comparator comes with fixed offset voltage to switch M2 OFF before any reverse current builds up. However, if M2 is switched OFF too early, large residue coil current flows through the body diode of M2 and increases conduction loss. Therefore, determination of the offset voltage is essential for optimum performance. With the implementation of the synchronous rectification scheme, efficiency can be as high as 94% with this device.

#### Cycle-by-Cycle Current Limit

In Figure 1, a SENSEFET is used to sample the coil current as M1 is ON. With that sample current flowing through a sense resistor, a sense–voltage is developed. The threshold detector ( $I_{LIM}$ ) detects whether the sense–voltage is higher than the preset level. If the sense voltage is higher than the present level, the detector output notifies the Control Logic to switch OFF M1, and M1 can only be switched ON when the next cycle starts after the minimum OFF–time (typically 0.12  $\mu$ S). With proper sizing of the SENSEFET and sense resistor, the peak coil current limit is typically set at 1.5 A.

### Voltage Reference

The voltage at REF is typically set at 1.20 V and can output up to 2.5 mA with load regulation  $\pm 2\%$  at  $V_{OUT}$  equal to 3.3 V. If  $V_{OUT}$  is increased, the REF load capability can also be increased. A bypass capacitor of 200 nF is required for proper operation when REF is not loaded. If REF is loaded, a 1.0  $\mu$ F capacitor at the REF pin is needed.

### True-Cutoff

The NCP1422 has a True-Cutoff function controlled by the multi-function pin LBI/EN (pin 2). Internal circuitry can isolate the current through the body diode of switch M2 to load. Thus, it can eliminate leakage current from the battery to load in shutdown mode and significantly reduce battery current consumption during shutdown. The shutdown function is controlled by the voltage at pin 2 (LBI/EN). When pin 2 is pulled to lower than 0.3 V, the controller enters shutdown mode. In shutdown mode, when switches M1 and M2 are both switched OFF, the internal reference voltage of the controller is disabled and the controller typically consumes only 50 nA of current. If the pin 2 voltage is raised to higher than 0.5 V (for example, by a resistor connected to V<sub>IN</sub>), the IC is enabled again, and the internal circuit typically consumes 8.5 µA of current from the OUT pin during normal operation.

### **Low-Battery Detection**

A comparator with 30 mV hysteresis is applied to perform the low-battery detection function. When pin 2 (LBI/EN) is at a voltage (defined by a resistor divider from the battery voltage) lower than the internal reference voltage of 1.20 V, the comparator output turns on a 50  $\Omega$  low side switch. It pulls down the voltage at pin 3 (LBO) which has hundreds of  $k\Omega$  of pull-high resistance. If the pin 2 voltage is higher than 1.20 V + 30 mV, the comparator output turns off the 50  $\Omega$  low side switch. When this occurs, pin 3 becomes high impedance and its voltage is pulled high again.

#### APPLICATIONS INFORMATION

#### **Output Voltage Setting**

A typical application circuit is shown in Figure 23. The output voltage of the converter is determined by the external feedback network comprised of R1 and R2. The relationship is given by:

$$V_{OUT} = 1.20 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$

where R1 and R2 are the upper and lower feedback resistors, respectively.

#### Low Battery Detect Level Setting

The Low Battery Detect Voltage of the converter is determined by the external divider network that is comprised of R3 and R4. The relationship is given by:

$$V_{LB} = 1.20 \text{ V} \times \left(1 + \frac{R3}{R4}\right)$$

where R3 and R4 are the upper and lower divider resistors respectively.

#### **Inductor Selection**

The NCP1422 is tested to produce optimum performance with a 5.6  $\mu H$  inductor at  $V_{IN}=2.5$  V and  $V_{OUT}=3.3$  V, supplying an output current up to 800 mA. For other input/output requirements, inductance in the range 3  $\mu H$  to 10  $\mu H$  can be used according to end application specifications. Selecting an inductor is a compromise between output current capability, inductor saturation limit, and tolerable output voltage ripple. Low inductance values can supply higher output current but also increase the ripple at output and reduce efficiency. On the other hand, high inductance values can improve output ripple and efficiency; however, it is also limited to the output current capability at the same time.

Another parameter of the inductor is its DC resistance. This resistance can introduce unwanted power loss and reduce overall efficiency. The basic rule is to select an inductor with the lowest DC resistance within the board space limitation of the end application. In order to help with the inductor selection, reference charts are shown in Figures 24 and 25.

# **Capacitors Selection**

In all switching mode boost converter applications, both the input and output terminals see impulsive voltage/current waveforms. The currents flowing into and out of the capacitors multiply with the Equivalent Series Resistance (ESR) of the capacitor to produce ripple voltage at the terminals. During the Syn-Rect switch-off cycle, the charges stored in the output capacitor are used to sustain the output load current. Load current at this period and the ESR combine and reflect as ripple at the output terminals. For all cases, the lower the capacitor ESR, the lower the ripple voltage at output. As a general guideline, low ESR capacitors should be used. Ceramic capacitors have the lowest ESR, but low ESR tantalum capacitors can also be used as an alternative.

# **PCB Layout Recommendations**

Good PCB layout plays an important role in switching mode power conversion. Careful PCB layout can help to minimize ground bounce, EMI noise, and unwanted feedback that can affect the performance of the converter. Hints suggested below can be used as a guideline in most situations.

# Grounding

A star-ground connection should be used to connect the output power return ground, the input power return ground, and the device power ground together at one point. All high-current paths must be as short as possible and thick enough to allow current to flow through and produce insignificant voltage drop along the path. The feedback signal path must be separated from the main current path and sense directly at the anode of the output capacitor.

# **Components Placement**

Power components (i.e., input capacitor, inductor and output capacitor) must be placed as close together as possible. All connecting traces must be short, direct, and thick. High current flowing and switching paths must be kept away from the feedback (FB, pin 1) terminal to avoid unwanted injection of noise into the feedback path.

#### **Feedback Network**

Feedback of the output voltage must be a separate trace detached from the power path. The external feedback network must be placed very close to the feedback (FB, pin 1) pin and sense the output voltage directly at the anode of the output capacitor.

#### TYPICAL APPLICATION CIRCUIT




Figure 23. Typical Application Schematic for 2 Alkaline Cells Supply

#### **GENERAL DESIGN PROCEDURES**

Switching mode converter design is considered a complicated process. Selecting the right inductor and capacitor values can allow the converter to provide optimum performance. The following is a simple method based on the basic first—order equations to estimate the inductor and capacitor values for NCP1422 to operate in Continuous Conduction Mode (CCM). The set component values can be used as a starting point to fine tune the application circuit performance. Detailed bench testing is still necessary to get the best performance out of the circuit.

Design Parameters:

$$V_{IN}=1.8~V$$
 to 3.0 V, Typical 2.4 V 
$$V_{OUT}=3.3~V$$
 
$$I_{OUT}=500~mA$$
 
$$V_{LB}=2.0~V$$
 
$$V_{OUT-RIPPLE}=40~mV_{p-p}~at~I_{OUT}=500~mA$$

Calculate the feedback network:

Select 
$$R2 = 200 \text{ k}$$

$$R1 = R2 \left( \frac{VOUT}{VREF} - 1 \right)$$

$$R1 = 200 \text{ k} \left( \frac{3.3 \text{ V}}{1.20 \text{ V}} - 1 \right) = 350 \text{ k}$$

Calculate the Low Battery Detect divider:

$$V_{LB} = 2.0 \text{ V}$$
  
Select R4 = 330 k

$$R3 = R4 \left( \frac{VLB}{VREF} - 1 \right)$$

R3 = 300 k 
$$\left(\frac{2.0 \text{ V}}{1.20 \text{ V}} - 1\right)$$
 = 220 k

Determine the Steady State Duty Ratio, D, for typical  $V_{\text{IN}}$ . The operation is optimized around this point:

$$\frac{VOUT}{V_{\mbox{\footnotesize{IN}}}} = \frac{1}{1-D}$$

$$D = 1 - \frac{VIN}{VOLIT} = 1 - \frac{2.4 \text{ V}}{3.3 \text{ V}} = 0.273$$

Determine the average inductor current,  $I_{LAVG}$ , at maximum  $I_{OUT}$ :

$$I_{LAVG} = \frac{IOUT}{1 - D} = \frac{500 \text{ mA}}{1 - 0.273} = 688 \text{ mA}$$

Determine the peak inductor ripple current, I<sub>RIPPLE-P</sub>, and calculate the inductor value:

Assume I<sub>RIPPLE-P</sub> is 20% of I<sub>LAVG</sub>. The inductance of the power inductor can be calculated as follows:

$$L = \frac{VIN \times tON}{2 \, IRIPPI \, F - P} = \frac{2.4 \, V \times 0.75 \, \mu S}{2 \, (137.6 \, mA)} = 6.5 \, \mu H$$

A standard value of 6.5 µH is selected for initial trial.

Determine the output voltage ripple, V<sub>OUT-RIPPLE</sub>, and calculate the output capacitor value:

 $V_{OUT-RIPPLE} = 40 \text{ mV}_{P-P} \text{ at } I_{OUT} = 500 \text{ mA}$ 

$$C_{OUT} > \frac{I_{OUT} \times t_{ON}}{V_{OUT} - RIPPLE - I_{OUT} \times ESR_{COUT}}$$


where  $t_{ON}=0.75~\mu S$  and  $ESR_{COUT}=0.05$  ,

$$C_{OUT} > \frac{500 \text{ mA} \times 0.75 \ \mu\text{S}}{45 \text{ mV} - 500 \text{ mA} \times 0.05 \ \Omega} = \ 18.75 \ \mu\text{F}$$

From the previous calculations, you need at least 18.75  $\mu F$  in order to achieve the specified ripple level at the conditions stated. Practically, a capacitor that is one level larger is used to accommodate factors not taken into account in the calculations. Therefore, a capacitor value of 22  $\mu F$  is selected. The NCP1422 is internally compensated for most applications, but in case additional compensation

is required, the capacitor C4 can be used as external compensation adjustment to improve system dynamics.

In order to provide an easy way for customers to select external parts for NCP1422 in different input voltage and output current conditions, values of inductance and capacitance are suggested in Figures 24, 25 and 26.






Figure 24. Suggested Inductance of  $V_{OUT} = 3.3 \text{ V}$ 

Figure 25. Suggested Inductance of  $V_{OUT} = 5.0 \text{ V}$ 





Figure 26. Suggested Capacitance for Output Capacitor

**Table 1. Suggestions for Passive Components** 

Output Current	Inductors	Capacitors
800 mA	Sumida CR43, CR54,CDRH6D28 series	Panasonic ECJ series Kemet TL494 series
250 mA	Sumida CR32 series	Panasonic ECJ series Kemet TL494 series

### **PACKAGE DIMENSIONS**

# DFN10, 3 x 3mm, 0.5mm Pitch CASE 485C-01 **ISSUE A**



2.1746

10X

0.3008

10X 0.5651

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS.

  3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.

  4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

  5. TERMINAL b MAY HAVE MOUD COMPOUND.
- TERMINAL 6 MAY HAVE MOLD COMPOUND MATERIAL ALONG SIDE EDGE. MOLD FLASHING MAY NOT EXCEED 30 MICRONS
- CASHING MAY NOT EXCEED 30 MICRONS ONTO BOTTOM SURFACE OF TERMINAL b. DETAILS A AND B SHOW OPTIONAL VIEWS FOR END OF TERMINAL LEAD AT EDGE OF PACKAGE.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.80	1.00	
A1	0.00	0.05	
A3	0.20 REF		
b	0.18	0.30	
D	3.00	BSC	
D2	2.45	2.55	
Е	3.00 BSC		
E2	1.75	1.85	
е	0.50 BSC		
K	0.19 TYP		
L	0.35	0.45	
L1	0.00	0.03	

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

1.8508

-0.5000 PITCH

DIMENSIONS: MILLIMETERS

3.3048

SENSEFET is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.